# National Exams May 2013 <br> 07-Elec-A4, Digital Systems \& Computers 

3 hours duration

## NOTES:

1. If doubt exists as to the interpretation of any question, the candidate is urged to submit with the answer paper, a clear statement of any assumptions made.
2. This is a Closed Book exam.

Candidates may use one of two calculators, the Casio or Sharp approved models.
3. FIVE (5) questions constitute a complete exam.

Clearly indicate your choice of any five of the six questions given otherwise the first five answers found will be considered your pick.
4. All questions are worth 12 points.

See below for a detailed breakdown of the marking.

## Marking Scheme

1. (a) 2 , (b) 2 , (c) 2 , (d) 3 , (e) 3 , total $=12$
2. (a) 2 , (b) 4 , (c) 2 , (d) 4 , total $=12$
3. (a) 3 , (b) 3 , (c) 3 , (d) 3 , total $=12$
4. (a) 3 , (b) 3 , (c) 6 , total $=12$
5. (a) 4 , (b) 4 , (c) 4 , total $=12$
6. (a) 2 , (b) 3 , (c) i. 3 , (c) ii. 2 , (c) iii. 2 , total $=12$

The number beside each part above indicates the points that part is worth
1.- A combinational circuit taking a nonnegative three digit binary number ABC as input decides whether it is an even number or the two most significant digits A \& B are equal (indicating it with output $\mathrm{E}=1$ ) and whether the sum of its two least significant digits B \& C is odd (indicating it with output $\mathrm{O}=1$ ).
(a) Provide the truth table for the circuit.
(b) Write output E in canonical sum-of-products (SoP) form.
(c) Write output O in canonical product-of-sums (PoS) form.
(d) Use Boolean identities to find the minimized SoP form for output E .
(e) Use Boolean identities to find the minimized PoS form for output $O$.

Note: Please find a table with Boolean identities attached in the last page
2.- (a) Provide the state transition table for an asynchronous binary up-counter that will go through the sequence $0000,0001,0010, \ldots, 1111,0000, \ldots$.
(b) Build the asynchronous binary up-counter in (a) using T flip-flops.
(c) Provide the state transition table for a decade counter.
(d) Build an asynchronous decade binary up-counter using T flip-flops.

Hint: Try modifying the counter in (b) such that it turns into a decade counter.
3.- Use JK flip-flops to design a finite state machine (FSM) that works as a 2 -bit binary synchronous up-counter when its input $X=0$ and as a 2-bit binary synchronous downcounter when its input $\mathrm{X}=1$.
(a) Draw the state transition diagram.
(b) Build the state transition table. Include values of flip-flop inputs.
(c) Find minimized logic expressions for flip-flop inputs.
(d) Draw the resulting logic circuit that implements this FSM.

Note: Please find flip-flop excitation tables attached in the last page
4.- (a) Where is the use of a parallel-to-serial shift register needed, in the receiving unit of a serial communication port or in its transmitting unit? Explain.
(b) Where is the use of a serial-to-parallel shift register needed, in the receiving unit of a serial communication port or in its transmitting unit? Explain.
(c) Draw the circuit for a 4-bit shift register using D flip-flops that can perform parallel-toserial conversion as well as serial-to-parallel conversion.
In your diagram, identify:
i) The serial input terminal,
ii) The serial output terminal,
iii) The parallel input terminals, and
iv) The parallel output terminals.
5.- For microprocessors, such as Motorola's, that use big-endian order for storing multiple-byte variables
(a) Fill the memory block below with the result of the instruction:
"Store the 16 -bit number \$7A01 to address \$C239"

(b) Let $\mathrm{SP}=\$ \mathrm{DC51}$. Fill the memory block below with the result of the instruction:
"Push the 16 -bit number $\$ 7 \mathrm{~A} 01$ onto the stack"

(c) What is the value of the stack pointer register SP after the PUSH?
6.- (a) Mention two differences between the address bus and the data bus of a computer system in terms of the direction information can flow in them and the meaning of the information each carries.
(b) A microprocessor system has an address bus with 20 lines, $\mathrm{A}_{19}-\mathrm{A}_{0}$, and a data bus with 16 lines, $\mathrm{D}_{15}-\mathrm{D}_{0}$. What is the memory space of the system (in KByte and MByte)? Justify. Indicate the address range of the entire memory space providing the lowest and highest addresses in hexadecimal.
(c) Provide the 16 -bit CPU in the figure below with a 512 KByte memory space by making use of $64 \mathrm{~K} \times 16$ memory chips like the ones provided in the figure below.
i. How many chips are needed?

Fill in the blanks beside and inside the memory chips with the appropriate numbers.
The number on top of this symbol $T$ represents the number of lines on that bus. The spaces besides the A's and the D's indicate which set of lines of the address or data bus is connected to each chip, respectively.
ii. Complete the connections in the figure below adding logic gates where needed to produce the chip select (CS) signals needed (the decoding logic). Explain the reasons for the connections made; include expressions for the Boolean logic used.
i. Provide the address range allocated to each chip in hexadecimal.

Note: $\mathrm{R} / \overline{\mathrm{W}}$ \& clock signals are omitted for simplicity.


## Excitation Table

| Q | $\mathrm{Q}+$ | R | S | J | K | T | D |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | X | 0 | 0 | $\overline{\mathrm{X}}$ | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | X | 1 | 1 |
| 1 | 0 | 1 | 0 | X | 1 | 1 | 0 |
| 1 | 1 | 0 | X | X | 0 | 0 | 1 |

## Basic Boolean Identities

## Identity

1. $A+0=A$
2. $A+1=1$
3. $A+A=A$
4. $A+\bar{A}=1$
5. $A \cdot 0=0$
6. $A \cdot I=A$
7. $A \cdot A=A$
8. $A \cdot \bar{A}=0$
9. $\bar{A}=A$
10. $A+B=B+A$
11. $A \cdot B=B \cdot A$
12. $A+(B+C)=(A+B)+C=A+B+C$
13. $A \cdot(B \cdot C)=(A \cdot B) \cdot C=A \cdot B \cdot C$
14. $A \cdot(B+C)=(A \cdot B)+(A \cdot C)$
15. $A+(B \cdot C)=(A+B) \cdot(A+C)$
16. $A+(A-B)=A$
17. $A \cdot(A+B)=A$
18. $(A \cdot B)+(\bar{A} \cdot C)+(B \cdot C)=(A \cdot B)+(\bar{A} \cdot C)$
19. $\overline{A+B+C+\ldots}=\bar{A} \cdot \bar{B} \cdot \bar{C} \cdot \ldots$
20. $\overline{A \cdot B \cdot C \cdot \ldots}=\bar{A}+\bar{B}+\bar{C}+\ldots$
21. $(A+\bar{B}) \cdot B=A \cdot B$
22. $(A \cdot \bar{B})+B=A+B$

## Comments

Operations with 0 and 1
Operations with 0 and 1
Idompotent
Complementarity
Operations with 0 and 1
Operations with 0 and 1 .
Idompotent
Complementarity
Involution
Commutative
Commutative
Associative
Associative
Distributive
Distributive
Absorption
Absorption
Consensus
De Morgan
De Morgan
Simplification
Simplification

